I'm trying to do an experiment to see how different supply voltages affect the frequency of ring oscillator and the reliability of SRAM cells. I have access to a couple of Xilinx Virtex-5 boards, namely, ML501, ML506, and ML510. I have tried to search the web, but so far I haven't found anything useful. I have some experiences with FPGA design, but I have never tried to change the supply voltage before. So I'm really clueless on how to start. Can someone (who have done similar projects) please tell me how to vary the supply voltage of those FPGA boards?
How to vary the supply voltage for Xilinx Virtex-5 FPGA ML501, ML506, and ML510 boards?
220 views Asked by abc At
1
There are 1 answers
Related Questions in VERILOG
- Error message coming up when compiling iVerilog Code
- Communicate/transfer data between two different programs. JAVA & VERILOG
- Spiking neural network on FPGA
- Matrix Multiplication Testbench Yields Inconsistent Results
- Formal verification of state machine with SymbiYosys not giving expected results
- How to compile only the changed files in Verilator?
- 4-bit ALU SLT operation
- How to connect combo code to a module's interface modport?
- 4-bit ALU using 1-bit ALU in verilog
- Is there a difference when using the ternary operator in always and assign statements?
- Verilog Implementation: Detecting Overflow and Rolling Up Result
- IO placement is infeasible error in Vivado
- How do I deploy this polynomial multiplication algorithm to verilog
- always block not always triggering at event
- Multiple modules in FSM and how it's working?
Related Questions in FPGA
- uart in vhdl send a string
- A FPGA Project Proposal where I can use both PS and PL
- IO placement is infeasible error in Vivado
- Why RTOS is needed for FPGA based real-time embedded system?
- Padding zeros with std_logic_vector results in Implementation Error
- How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
- PLL not showing output on ModelSim
- Using FPGA to sample and filter audio based off switch selection
- Why is there no output from the verilog test bench?
- Freeze after two subsequent software resets for Zynq 7000 FPGA (with SoC)
- Verilog module always going to default case when assigning value to input
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Failed to use memory bits in fpga
- How to increase baudrate on Device Manager Windows?
- Gate-Level Sim: Hold time violation between testbench and first registers?
Related Questions in XILINX
- Substitution to DirectFB Library
- VHDL Error - Washing Machine - unresolved signal is multiply driven
- Where do I find the Xilinx xc7z007sclg400-1 master constaint file?
- Can SYSCLK be included in FPGA Xilinx vivado testbenches?
- Are FPGA GPIOs capable enough to read bits at a high rate (26Mbps)? If not, what is a possible way?
- u-boot stuck at starting kernel for zybo z7
- embedded linux buildroot how to work with axi-gpio?
- buildroot for zedboard, how to enable axi-gpio in device tree?
- How to use High Clock Frequency using clock wizard (BuffPll) in xilinx for serial communication?
- how to implement a Vhdl code for 2bit karatsuba algorithm
- Zynq UltraScale+ zcu3eg - coresight trace
- AMD/Xilinx SystemVerilog class variables disappeared in sript vs. project simulation
- Timing closure problems in FIFO
- Xilinx Vivado schematic for if else statements
- Isim not running
Related Questions in VIRTEX
- How can I create multiplier that uses OPMODE[6:4] = 100 OPMODE[3:2] = 10 OPMODE[1:0] = 00?
- Creating a single ended clock from differential on board clocks on VC709 fpga board
- I m trying to synthetize any simple project in ISE for virtex 6. When I generated my synthesis report ,no minimum period was calculated
- Clock Wizard IP affects Critical Path
- Reaching clock regions using BUFIO and BUFG
- what is syntax in ucf file for IOBDELAY for virtex 5?
- how to connect LVDS signals coming from test equipment to fpga virtex 5 when the design has only input signal Din ?
- Does aborting a partial FPGA reconfiguration possibly result in an undefined state?
- Xilinx Virtex6 block ram width
- Interfacing with Xilinx virtex-5 FPGA board
- interfacing VGA with Virtex-5 FPGA board
- How do I verify readback data on a Xilinx Virtex 5?
- How do I read the status register of a Virtex 5 in a JTAG chain?
- ChipScope Error - Did not find trigger mark in buffer
- Configuring a 7-Series GTXE2 transceiver for Serial-ATA (Gen1/2/3)
Popular Questions
- How do I undo the most recent local commits in Git?
- How can I remove a specific item from an array in JavaScript?
- How do I delete a Git branch locally and remotely?
- Find all files containing a specific text (string) on Linux?
- How do I revert a Git repository to a previous commit?
- How do I create an HTML button that acts like a link?
- How do I check out a remote Git branch?
- How do I force "git pull" to overwrite local files?
- How do I list all files of a directory?
- How to check whether a string contains a substring in JavaScript?
- How do I redirect to another webpage?
- How can I iterate over rows in a Pandas DataFrame?
- How do I convert a String to an int in Java?
- Does Python have a string 'contains' substring method?
- How do I check if a string contains a specific word?
Trending Questions
- UIImageView Frame Doesn't Reflect Constraints
- Is it possible to use adb commands to click on a view by finding its ID?
- How to create a new web character symbol recognizable by html/javascript?
- Why isn't my CSS3 animation smooth in Google Chrome (but very smooth on other browsers)?
- Heap Gives Page Fault
- Connect ffmpeg to Visual Studio 2008
- Both Object- and ValueAnimator jumps when Duration is set above API LvL 24
- How to avoid default initialization of objects in std::vector?
- second argument of the command line arguments in a format other than char** argv or char* argv[]
- How to improve efficiency of algorithm which generates next lexicographic permutation?
- Navigating to the another actvity app getting crash in android
- How to read the particular message format in android and store in sqlite database?
- Resetting inventory status after order is cancelled
- Efficiently compute powers of X in SSE/AVX
- Insert into an external database using ajax and php : POST 500 (Internal Server Error)
I don't think you can easily change the power on those boards. They are using small power bricks with pre-defined power, so it will not be an easy task to change them, unless if you remove them and replace them with external power.
But, you have to be careful, you must make sure that all the power is stable and correct before the FPGA is loaded, otherwise you may damage your (expensive) FPGAs.