List Question
20 TechQA 2024-03-31T16:19:43.367000Error message coming up when compiling iVerilog Code
35 views
Asked by hasi123
Communicate/transfer data between two different programs. JAVA & VERILOG
35 views
Asked by Himanshu Verma
Spiking neural network on FPGA
31 views
Asked by sarvani satya
Matrix Multiplication Testbench Yields Inconsistent Results
50 views
Asked by Sarim Aleem
Formal verification of state machine with SymbiYosys not giving expected results
102 views
Asked by Christopher P
How to compile only the changed files in Verilator?
27 views
Asked by Gagan G
4-bit ALU SLT operation
52 views
Asked by Will Potts
How to connect combo code to a module's interface modport?
49 views
Asked by DarinT
4-bit ALU using 1-bit ALU in verilog
22 views
Asked by Will Potts
Is there a difference when using the ternary operator in always and assign statements?
50 views
Asked by mjh
Verilog Implementation: Detecting Overflow and Rolling Up Result
23 views
Asked by Ken Alehandro
IO placement is infeasible error in Vivado
55 views
Asked by Nick
How do I deploy this polynomial multiplication algorithm to verilog
39 views
Asked by Blue Ink Tour
always block not always triggering at event
60 views
Asked by Martin
Multiple modules in FSM and how it's working?
63 views
Asked by Paradox
How to write into 12 addresses at the same cycle in vivado and still be recognized as BRAM
100 views
Asked by WithaSpirit1234
Verilog Mixed bool and bit operator
46 views
Asked by Gert Gottschalk
No .vcd file found error, but I have used the $dump code
37 views
Asked by Dviper 80
Why is there no output from the verilog test bench?
29 views
Asked by Brandon Higgs-Carr
Verilog module always going to default case when assigning value to input
43 views
Asked by Daaayz