List Question
20 TechQA 2024-03-31T16:19:22.583000Communicate/transfer data between two different programs. JAVA & VERILOG
35 views
Asked by Himanshu Verma
Matrix Multiplication Testbench Yields Inconsistent Results
50 views
Asked by Sarim Aleem
No .vcd file found error, but I have used the $dump code
37 views
Asked by Dviper 80
How to use ripple adder for addition in shift and add binary Multiplier?
41 views
Asked by Johonathan
How do I fix error in vs code: " Wrong number of ports. Expecting 8, got 7."
85 views
Asked by user23541620
How to get Vivado to properly respect recursive module instantiation?
36 views
Asked by zachbela
is it okay to assign 1 bit reg data type element to 4 bit reg element?
153 views
Asked by superb ranjeet
The output I'm getting is wrong
142 views
Asked by Fatima Ismail
Assignment error: "Cannot assign to array"
105 views
Asked by Dimitris Papadimitriou
iverilog : Can't find task randomize in class Packet
129 views
Asked by Alabhya
Non Restoring Division in Iverilog
138 views
Asked by Wallace
Trying to design a shift adder using Verilog, and I'm not able to fix this error
151 views
Asked by Anish Kasegaonkar
Error using SystemVerilog interfaces and iverilog
271 views
Asked by Tyler Durden
How to concatenate strings in Icarus Verilog?
87 views
Asked by meteowrite
Error: 'a' has already been declared in this scope
714 views
Asked by verilognewbie
How to print output and create a .vcd file?
597 views
Asked by Mahmoud Abdel-Rahman
How to cancel address comment by $writememb?
147 views
Asked by flyxia624
$dumpfile and $dumpvars not working in vscode error in terminal says requires system verilog
633 views
Asked by Chomusuke
Does iverilog support "int unsigned" of SystemVerilog?
252 views
Asked by Ibroad
Emacs Verilog 'compilation exited abnormally with code 255'
185 views
Asked by Hyeonsu Shin