TechQA.

Question

ARM LL/SC exclusive access by register width or cache line width?

score 2842 · Answer 1 · 2024-09-14 15:13:24

ARM LL/SC exclusive access by register width or cache line width?

score 1631 · Answer 2 · 2024-09-14 15:10:11

How does x86 handle store conditional instructions?

score 3432 · Answer 3 · 2024-09-14 15:13:23

How do ldrex / strex make atomic_add in ARM an atomic operation?

score 1832 · Answer 4 · 2024-09-14 15:13:58

Lock-free C++11 example using Load-link/store-conditional to prevent ABA?

score 729 · Answer 5 · 2024-09-14 15:15:56

In risc-v architecture, how does store conditional instruction realize that the memory is modified?

score 1989 · Answer 6 · 2024-09-14 15:13:57

What' s the advantage of LL/SC when compared with CAS (compare-and-swap)?

score 616 · Answer 7 · 2024-09-14 15:15:55

ARM Cortex-M4/7: Do regular memory accesses between LDREX/STREX invalidate the exclusive monitor

score 28 · Answer 8 · 2024-09-11 18:08:50

__sync_add_and_fetch triggers an sError interrupt on raspberry pi 4b

score 6744 · Answer 9 · 2024-09-14 15:14:08

compare-and-swap atomic operation vs Load-link/store-conditional operation

score 2576 · Answer 10 · 2024-09-14 15:09:34

What's 'reservation' in RISC-V's 'lr' instruction?

List Question