List Question
20 TechQA 2024-03-14T07:08:51.867000Are FPGA GPIOs capable enough to read bits at a high rate (26Mbps)? If not, what is a possible way?
48 views
Asked by penchalanarasaiah kuncham
Shift and add binary multiplier getting don't-cares for reg2
51 views
Asked by Johonathan
NgSpice Installation
86 views
Asked by Anitra Blossom
Possible algo or approach to solve this type of floorplanning problem?
40 views
Asked by chetxn04
Why Ac_cdc01d rule in synopsis spyglass CDC is disabled by default?
32 views
Asked by Sujan Kumar
PRIMETIME | Issue linking hierarchal netlist
23 views
Asked by Ani
The issue behind building a QuadTree
34 views
Asked by chetxn04
Find total number of instances of a module from rtl without using tool (python)
39 views
Asked by Duck_duck_go
Expecting a SInt value from a Wire, in Chisel
97 views
Asked by Danish
Convert lef-def layout to gds using klayout
132 views
Asked by Kanika Taneja
Error in the code I am unable to solve it and i am unable to prevent the error
152 views
Asked by SPY ăƒ„Hemanth
Filter out pins having same clock attribute
143 views
Asked by Raviraj
Regarding "D0" drive strength cell
65 views
Asked by Harshit Raghav
STA of 2 clocks with the same frequency
107 views
Asked by shaiko
what does Innovus dbGet command top.insts.cell.baseClass mean ? what are these values of top.insts.cell.baseClass mean?
717 views
Asked by Nagendra Prasad
"assign" followed by "always" - what is the order of evaluation?
143 views
Asked by Kanmani
Does adding buffer in a digital path increase the delay or reduce the delay and why?
276 views
Asked by AudioBubble
how to declare integer variable in verilog to keep track of a value to be used in multiple for loops?
1.7k views
Asked by abdo Salm
Verilog [dot] meaning?
635 views
Asked by AWESOMENESS FOREVER
What is the difference between 2'b0 and 2'd0?
3.3k views
Asked by Kavya