List Question
20 TechQA 2023-04-01T12:55:41.870000$dumpfile and $dumpvars not working in vscode error in terminal says requires system verilog
633 views
Asked by Chomusuke
localparam / parameter with unpack array : icarus
285 views
Asked by nir
reg qb; cannot be driven by primitives or continuous assignment
108 views
Asked by Prerk
Ring oscillator in Verilog/SystemVerilog - supressing undefined states
268 views
Asked by BarsMonster
Testing multiple configurations of parameterizable modules in a Verilog testbench
542 views
Asked by John M
Verilog module not being called
95 views
Asked by Jmerlok
Washing Machine in Verilog
251 views
Asked by vi_4005
Error opening .vcd file. No such file or directory
2.7k views
Asked by Kias
Why isn't ModelSIM displaying timing waveforms, whereas GTKWave does?
319 views
Asked by afaq
Behavioral Modeling is not a valid l-value in testbench.test
143 views
Asked by Connor Mcgee
Why the memory content is not read? - verilog digital system design
626 views
Asked by pauk
How to test if a 3-bit bus has the first bit set on 1 - verilog
1k views
Asked by pauk
I see undefined output sequences reading a memory in simulation
220 views
Asked by pauk
I cannot see the contents of a memory
232 views
Asked by pauk
Can't see anything when accessing RAM contents in simulation
152 views
Asked by pauk
Cannot load/store data from/in SRAM: read data is unknown
458 views
Asked by pauk
Can't create a 'real' type array in Verilog
958 views
Asked by Ginjas
why are icarus verilog specify times not respected?
606 views
Asked by johnlon
How to know which simulator is used in cocotb testbench?
336 views
Asked by FabienM