List Question
20 TechQA 2024-01-14T20:00:02.060000Mysterious ARM Opcode
77 views
Asked by bobuhito
Disassembling bytecode into opcodes across different EVM versions
276 views
Asked by Stas Buzuluk
Any useful way (amd64) to effect a transfer like this? pc <-- (sp) [Note the absense of auto-decrement]
22 views
Asked by Jim Sawyer
Explaining LLVM for loop
61 views
Asked by corkeygo
ANSI C90 68hc11 Assembly Language, Opcode Error Trapping
22 views
Asked by Perfect Paradox
How can I write a short bitwise code as jmp $ without directives?
63 views
Asked by Dipsie Camila
Migrations hit an invalid opcode while deploying
660 views
Asked by jatin kumar
System.InvalidProgramException Common Language Runtime detected an invalid program for Reflection
569 views
Asked by bob123123123123
How does the VM OS issue privileged Opcodes without being terminated by the Host OS/CPU?
48 views
Asked by Mark Thomas
how to detect the instruction boundary while designing a disassembler?
130 views
Asked by Evan
machine code FF 25 should have 64-bit operand but actually only 32-bit is available
486 views
Asked by Evan
Create a Field using FieldBuilder and add one to Field Value in MethodBuilder ILCode Emit
132 views
Asked by NannerBannaner23
OPCUA subscribing to all events
129 views
Asked by WickedXXX
How can I using OpCodes and Emit set a parameter to an instantiated Property of type T?
209 views
Asked by NannerBannaner23
Why MOVZX r64, r/m8 behave like MOVZX r32, r/m8
26 views
Asked by UPinar
Opcode differences between MOV r/m32, imm32 and MOV r32, imm32
258 views
Asked by UPinar
MSP430 opcode table
88 views
Asked by PurpleHacker
Reassemble Python bytecode to source (CTF challenge)
1.1k views
Asked by Ricardo Uqueio
How to access content of stack in Python disassembler?
350 views
Asked by mathfux
Can a processor have same opcode for different sets of instructions?
361 views
Asked by doqukan