List Question
20 TechQA 2024-03-13T17:47:36.233000How do I modify this .hdl chip to fulfill the question's requirements? (boolean logic / nand2tetris)
30 views
Asked by Gabe Saban
How to resolve the following ILA probe error?
62 views
Asked by surya krish
Nand2Tetris Not16.hdl
42 views
Asked by Japesc20
How do I represent large delays in Verilog?
79 views
Asked by surya krish
Simple combinatorial logic assignment fails
114 views
Asked by Goldenalcheese
BCD counter implementation issue with and JK Flip-Flops
118 views
Asked by Asurii
Verilog state machine state/next_state style
138 views
Asked by fsctl
Why does my code keep triggering the default condition in case statement?
83 views
Asked by Anish Das
HDLBits Dff8p - Reset not working when using a generate loop
64 views
Asked by Quibbles
Iterating over two dimensional signals in VHDL
78 views
Asked by Math_noob
Writing a counter to approximate a fraction with minimal error
82 views
Asked by reanuk
SystemVerilog array of interfaces with unique parameters
149 views
Asked by ukari
Verilog/SystemVerilog: "constant" function is considered non-constant
384 views
Asked by em-rg-ncy
Parameterizing the Width of Array Elements in SystemVerilog
86 views
Asked by Alex
Assignment error: "Cannot assign to array"
105 views
Asked by Dimitris Papadimitriou
'case item is unreachable' in Vivado synthesis process
65 views
Asked by tenet tenet
Verilog FPGA poor placement for routing between IO pin and BUFG error?
133 views
Asked by agni_ka1
Using Chisel Submodule within another Module: Cannot assign variables to the io input
47 views
Asked by BurgerMan