Why DC add clock network delay to the data required time instead of subtracting them during STA?

Question

Why Synopsys add the clock network delay to the data required time? Shouldn't the tool be a little bit more pessimist when doing Static Timing Analysis? Should set clock latency then?