TechQA.

Question

zynqmp ptp clock adjustment

score 56 · Answer 1 · 2024-03-11T17:13:30.810000

0

Answer

56

Views

zynqmp ptp clock adjustment

56 views Asked by Kumar At 11 March 2024 at 17:13

score 86 · Answer 2 · 2024-01-25T14:58:06.397000

How to trigger a software generated interrupt on core1 from core1 on bare metal?

86 views Asked by CynFX At 25 January 2024 at 14:58

score 210 · Answer 3 · 2023-08-16T20:42:42.240000

Zynq PetaLinux system PL needs to write to PS RAM - how do I provide PL with the correct physical address?

210 views Asked by crw4096 At 16 August 2023 at 20:42

score 68 · Answer 4 · 2023-07-27T08:41:00.543000

how to simulate JTAG by SPI in zynq

68 views Asked by LuYaHu At 27 July 2023 at 08:41

score 379 · Answer 5 · 2023-06-06T15:28:08.563000

How to access ethernet ports from both RPU and APU?

379 views Asked by Munna At 06 June 2023 at 15:28

score 151 · Answer 6 · 2023-05-31T16:46:44.247000

Cross-Compilation of Point Cloud Library for ARM Cortex R5

151 views Asked by Munna At 31 May 2023 at 16:46

score 243 · Answer 7 · 2023-03-16T15:53:45.000000

Zynq Ultrascale (ZU3+) failing SD card init/ident process = "unsupported card inserted"

243 views Asked by hcalreg At 16 March 2023 at 15:53

score 308 · Answer 8 · 2022-06-07T17:21:01.713000

Value is wrong first time pointer is dereferenced but correct after that

308 views Asked by Christopher Moore At 07 June 2022 at 17:21

score 625 · Answer 9 · 2022-04-04T12:52:38.573000

How to access XDMA BAR0 in Petalinux?

625 views Asked by Hedam At 04 April 2022 at 12:52

score 1461 · Answer 10 · 2022-01-28T15:06:32.537000

Why are the headers not found in the Xilinx SDK?

1.4k views Asked by Vandrey At 28 January 2022 at 15:06

score 4080 · Answer 11 · 2021-12-08T15:24:42.197000

How to access Xilinx Axi DMA from Linux?

4k views Asked by hamed At 08 December 2021 at 15:24

score 532 · Answer 12 · 2021-11-11T15:45:01.520000

What is the reason I get this error using bootgen?

532 views Asked by Enclustra xu5 At 11 November 2021 at 15:45

score 237 · Answer 13 · 2021-09-24T13:50:03.047000

Why FreeRTOS requires stop once in a breakpoint to run well?

237 views Asked by muradaltay At 24 September 2021 at 13:50

score 273 · Answer 14 · 2021-03-01T21:08:33.803000

Xilinx Ultrascale UART not found on Big Sur

273 views Asked by Niccolò Borgioli At 01 March 2021 at 21:08

score 574 · Answer 15 · 2021-01-28T22:55:02.700000

UIO device no longer opens when an interrupt is added

574 views Asked by SamuraiAku At 28 January 2021 at 22:55

score 184 · Answer 16 · 2021-01-21T08:31:59.677000

Is it possible to extract the clk frequency to the CPU on ZC702 eval board (Zynq-7000 XC7Z020 SoC)?

184 views Asked by Marcusnh At 21 January 2021 at 08:31

score 2476 · Answer 17 · 2020-05-07T14:11:18.713000

How to find dma_request_chan() failure reason details?

2.4k views Asked by sktpin At 07 May 2020 at 14:11

score 322 · Answer 18 · 2020-01-29T11:06:06.190000

PROFIBUS Architecture for Ultrascale +: experts' opinion request

322 views Asked by g.mezzina23 At 29 January 2020 at 11:06

score 719 · Answer 19 · 2020-01-24T12:50:04.830000

Silabs Si5340: how to define a clock for one of the chip outputs

719 views Asked by matejk At 24 January 2020 at 12:50

TechQA.

List Question

zynqmp ptp clock adjustment

How to trigger a software generated interrupt on core1 from core1 on bare metal?

Zynq PetaLinux system PL needs to write to PS RAM - how do I provide PL with the correct physical address?

how to simulate JTAG by SPI in zynq

How to access ethernet ports from both RPU and APU?

Cross-Compilation of Point Cloud Library for ARM Cortex R5

Zynq Ultrascale (ZU3+) failing SD card init/ident process = "unsupported card inserted"

Value is wrong first time pointer is dereferenced but correct after that

How to access XDMA BAR0 in Petalinux?

Why are the headers not found in the Xilinx SDK?

How to access Xilinx Axi DMA from Linux?

What is the reason I get this error using bootgen?

Why FreeRTOS requires stop once in a breakpoint to run well?

Xilinx Ultrascale UART not found on Big Sur

UIO device no longer opens when an interrupt is added

Is it possible to extract the clk frequency to the CPU on ZC702 eval board (Zynq-7000 XC7Z020 SoC)?

How to find dma_request_chan() failure reason details?

PROFIBUS Architecture for Ultrascale +: experts' opinion request

Silabs Si5340: how to define a clock for one of the chip outputs

Popular Questions

Trending Questions