List Question
20 TechQA 2023-06-01T08:56:04.927000Why does my VHDL countdown timer on Nexys3 FPGA board switch between 59 and 68?
96 views
Asked by Goran Orsolic
Viewing Microblaze Processor Output with out Serial Port
157 views
Asked by Arslan Majid
Program Spartan6 eFUSE key in w10
178 views
Asked by Joshua
Set default value for signal from input
629 views
Asked by Marzieh Mousavi
"logical root block and symbol is not supported in target" error in ISE Design Suite 14.7
408 views
Asked by Elitheria
How to install Xilinx ISE 14.7 for Ubuntu 19.10
4.3k views
Asked by rafael ayllón
Spartan 3E array indexing
51 views
Asked by r4f43ll
HDMI and Pixel Clock | FPGA
1.6k views
Asked by Jonas
Is it possible to switch between single ended and differential IO 'on the fly' (post configuration) in Xilinx Spartan-6 FPGA
755 views
Asked by FunkyLobster27
How to move the numerical calculation part from VHDL code to C can run it on NEXY3 Spartan 6 board
77 views
Asked by Harvey Wang
Implementing a short pulse signal triggered by a push button on a Spartan 3E
229 views
Asked by Norbert
How to connect unused package pins to VCC on a Spartan 3E FPGA?
391 views
Asked by Norbert
verilog code is working in isim(xilinx 14.2) but is not working onspartan6
118 views
Asked by AudioBubble
MIG MCB Unexpected Write Behavior
106 views
Asked by InterestingGuy
Using DCM Locked output in Spartan 3 FPGA
236 views
Asked by Gustavo
Cause of unconnected node warnings in verilog code
276 views
Asked by auden
Write memory timings for Spartan 7 4:1 Mig Generated DDR3 interface
411 views
Asked by Mike Vine
How do I output a square wave corresponding to a binary number after a delay?
172 views
Asked by James
rising_edge() vs process sensitivity list
2.8k views
Asked by user3013172