TechQA.

Question

NVCC register usage report in device function

score 2515 · Answer 1 · 2017-08-30T09:45:49.213000

0

Answer

2515

Views

NVCC register usage report in device function

2.5k views Asked by Christopher23 At 30 August 2017 at 09:45

score 812 · Answer 2 · 2011-02-24T06:52:39.223000

CUDA: Erroneous lmem statistics displayed for sm_20?

812 views Asked by Ashwin Nanjappa At 24 February 2011 at 06:52

score 145 · Answer 3 · 2023-10-31T14:29:45.097000

encountering ptxas.exe warning while trying to run tensorflow with GPU

145 views Asked by Keren Ben-yehuda At 31 October 2023 at 14:29

score 4159 · Answer 4 · 2014-01-21T04:37:12.113000

NVCC separate compilation with PTX output

4.1k views Asked by jozxyqk At 21 January 2014 at 04:37

score 871 · Answer 5 · 2016-02-28T22:10:03.033000

What does the --abi-compile=yes option of CUDA ptxas do (which costs registers)?

871 views Asked by einpoklum At 28 February 2016 at 22:10

score 127 · Answer 6 · 2022-12-09T21:17:44.390000

OpenCL including header causes ptxas fatal: Unresolved extern function

127 views Asked by TheINCGI At 09 December 2022 at 21:17

score 310 · Answer 7 · 2022-03-28T20:21:44.803000

How to overcome Stack size warning?

310 views Asked by unegare At 28 March 2022 at 20:21

score 823 · Answer 8 · 2019-12-29T23:46:18.140000

How can I disable the ptxas warning about indeterminable stack size?

823 views Asked by einpoklum At 29 December 2019 at 23:46

score 178 · Answer 9 · 2019-12-25T18:38:32.613000

Why does nvcc refuse to link this simple cooperative-groups program?

178 views Asked by einpoklum At 25 December 2019 at 18:38

score 1642 · Answer 10 · 2023-07-29T00:43:51.177000

How to update ptxas (nvidia toolchain) on google compute engine

1.6k views Asked by Gary Aitken At 29 July 2023 at 00:43

score 780 · Answer 11 · 2012-03-31T18:38:12.240000

Setting 32 bit address size in inline PTX

780 views Asked by Roger Dahl At 31 March 2012 at 18:38

score 726 · Answer 12 · 2012-04-03T02:50:15.650000

Debugging inline PTX in Parallel Nsight

726 views Asked by Roger Dahl At 03 April 2012 at 02:50

score 494 · Answer 13 · 2012-03-31T14:51:12.250000

Avoiding unnecessary mov operations in inline PTX

494 views Asked by Roger Dahl At 31 March 2012 at 14:51

score 8028 · Answer 14 · 2012-09-12T12:29:51.887000

Interpreting the verbose output of ptxas, part I

8k views Asked by curiousexplorer At 12 September 2012 at 12:29

score 1127 · Answer 15 · 2019-04-29T21:57:19.303000

What is the correct way to support `shfl()` and `shfl_sync()` instructions?

1.1k views Asked by Blizzard At 29 April 2019 at 21:57

score 3677 · Answer 16 · 2013-07-01T18:46:20.253000

How can I implement a custom atomic function involving several variables?

3.6k views Asked by Doug At 01 July 2013 at 18:46

score 1087 · Answer 17 · 2012-07-09T06:22:00.567000

compiling ptx code on NVIDIA GPU?

1k views Asked by Zk1001 At 09 July 2012 at 06:22

score 202 · Answer 18 · 2012-07-19T15:53:24.910000

Extra register usage with if

202 views Asked by gmemon At 19 July 2012 at 15:53

score 6693 · Answer 19 · 2014-05-14T07:45:10.743000

CUDA ptxas Error "function uses too much shared data"

6.6k views Asked by Geru At 14 May 2014 at 07:45

score 303 · Answer 20 · 2013-06-05T13:20:04.310000

Function properties for __internal_trig_reduction_slowpathd

303 views Asked by raspiede At 05 June 2013 at 13:20

TechQA.

List Question

NVCC register usage report in device function

CUDA: Erroneous lmem statistics displayed for sm_20?

encountering ptxas.exe warning while trying to run tensorflow with GPU

NVCC separate compilation with PTX output

What does the --abi-compile=yes option of CUDA ptxas do (which costs registers)?

OpenCL including header causes ptxas fatal: Unresolved extern function

How to overcome Stack size warning?

How can I disable the ptxas warning about indeterminable stack size?

Why does nvcc refuse to link this simple cooperative-groups program?

How to update ptxas (nvidia toolchain) on google compute engine

Setting 32 bit address size in inline PTX

Debugging inline PTX in Parallel Nsight

Avoiding unnecessary mov operations in inline PTX

Interpreting the verbose output of ptxas, part I

What is the correct way to support `shfl()` and `shfl_sync()` instructions?

How can I implement a custom atomic function involving several variables?

compiling ptx code on NVIDIA GPU?

Extra register usage with if

CUDA ptxas Error "function uses too much shared data"

Function properties for __internal_trig_reduction_slowpathd

Popular Questions

Popular Tags

Trending Questions