List Question
20 TechQA 2023-12-30T17:50:42.810000HDLBits Dff8p - Reset not working when using a generate loop
64 views
Asked by Quibbles
CLOCK_DEDICATED_ROUTE error in creating an RS latch
232 views
Asked by Marcu Petric
SystemVerilog Sequential Circuits Coding Style
171 views
Asked by fpd011
How to correct this error "Illegal reference to net q"?
83 views
Asked by Sai Ganesh K
Trying to design an 8-bit reloadable down counter
141 views
Asked by Sunil.B
Why do we have to add a "clr" (clean input wire) while forming a T flip-flop in Verilog with Vivado?
168 views
Asked by i.just.wacthed.mr.robot
Edge triggered flip flop behaving like a transparent latch when sensitivity list has two rising edges
74 views
Asked by user20828066
Number of flip flops generated in Verilog code
1.6k views
Asked by Jhon
JK-Flip Flop: K-Map to find the Value of Next State (Qn+1)
647 views
Asked by Ash Rivers
Finding the result after N clocks states
32 views
Asked by Việt Anh
D-latch time diagram with preset and clear?
878 views
Asked by AudioBubble
This says its having two 2bit inputs so how to find the truth table
314 views
Asked by nishitha christopher peiris
How to simplify sequential logic design by eliminating nested if-else statements
303 views
Asked by Tellrell White
Register values not showing at the correct time in testbench simulation
290 views
Asked by Tellrell White
If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?
768 views
Asked by marshblocker
How to simulate circuit of logic gates and flipflops
1.1k views
Asked by AudioBubble
Multiple Flip Flop device
239 views
Asked by Laura
How to make 4 bit ring counter with 4 flip flops?
642 views
Asked by ItsBigBrainTime
Wrong output while modelling JK FF: output is x
280 views
Asked by vu2swz
Flip flop testbench shows incorrect values
349 views
Asked by Connor